

<b>Notice of References Cited</b>	Application/Control No. 10/769,819	Applicant(s)/Patent Under Reexamination HIROTSU ET AL.	
	Examiner Anh D. Mai	Art Unit 2814	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,774,733 B2	08-2004	Arima, Yutaka	331/57
	B	US-6,911,701 B2	06-2005	Arima, Yutaka	257/368
	C	US-2003/0006438 A1	01-2003	Arima, Yutaka	257/288
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP-11-251582	09-1999	Japan	Kawaura	H01L 29/78
	O	JP-2002-222944	08-2002	Japan	Arima	H01L 29/78
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	L. Chang et al., Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs. IEEE 2000, pp. 719-722.
	V	K. Kim et al., Nanoscale CMOS Circuit Leakage Power Reduction by Double-Gate Device. IEEE 2004, pp. 102-107.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.